Djara, V., Cherkaoui, K., Negara, M. A. and Hurley, P. K. (2015) An alternative multi-frequency inversion-charge pumping (MFICP) technique was developed to directly separate the inversion charge density (N inv ) from the trapped charge density in high-k/ InGaAs metal-oxide-semiconductor field-effect transistors (MOSFETs). This approach relies on the fitting of the frequency response of border traps, obtained from inversion-charge pumping measurements performed over a wide range of frequencies at room temperature on a single MOSFET, using a modified charge trapping model. The obtained model yielded the capture time constant and density of border traps located at energy levels aligned with the InGaAs conduction band. Moreover, the combination of MFICP and pulsed I d -V g measurements enabled an accurate effective mobility vs N inv extraction and analysis. The data obtained using the MFICP approach are consistent with the most recent reports on high-k/InGaAs. V C 2015 AIP Publishing LLC.
I. INTRODUCTION
InGaAs and related compound semiconductors have become serious candidates for replacing strained Si in future complementary metal-oxide-semiconductor device applications due to their remarkable electron mobility. 1 In a metaloxide-semiconductor transistor (MOSFET), the effective mobility (l eff ) is expressed as 
where L/W is the channel length over width ratio, I d is the drain current, q is the electron charge, N inv is the inversioncharge density, and V ds is the drain-to-source voltage. The "standard" l eff extraction method relies on the combination of split capacitance vs voltage (C-V) and DC drain current vs gate voltage (I d -V g ) measurements to provide the parameters N inv and I d /V ds , respectively. While this method enables highly accurate mobility extraction in SiO 2 /Si MOSFETs, its accuracy in emerging high-k/InGaAs devices with a relatively high density of interface traps (D it ), combined with a high density of near-interface oxide traps or "border traps" (D bt ), is now questionable. In recent years, significant research efforts were dedicated to solving this issue. For instance, Ali et al. combined split C-V measurements performed over a range of temperature (T) going from 292 K to 35 K with theoretical calculations in order to extract more accurate N inv and l eff values, 3 while Taoka et al. proposed an approach combining split C-V and Hall measurements to study the impact of the traps aligned with the InGaAs conduction band on l eff . 4, 5 While both methods yielded important results, access to a cryogenic probe station or a Hall measurement setup (along with gated Hall structures) is not always possible. We, therefore, developed a multi-frequency inversion-charge pumping (MFICP) technique as an alternative approach to analyze the l eff in high-k/InGaAs MOSFETs. The MFICP technique represents an extension of the ICP approach reported by Kerber et al. in Ref. 6 for Si devices. Compared to the aforementioned l eff vs N inv extraction methods for high-k/InGaAs MOSFETs, [3] [4] [5] the MFICP provides several advantages. Indeed, the l eff vs N inv extraction with MFICP only requires measurements of a single MOSFET at room temperature. Moreover, the analysis of the frequency (f) response of border traps by MFICP not only enables a direct separation of the inversion charge and the trapped charge but also provides information about border traps located at energy levels aligned with the InGaAs conduction band.
II. EXPERIMENTAL DETAILS
A. Process flow of Al 2 O 3 /In 0.53 Ga 0.47 As MOSFETs
The InGaAs MOSFETs used in this study were fabricated using the process flow reported in Ref. 7 . Briefly, the devices featured a p-In 0.53 Ga 0.47 As channel with a nominal doping of 4 Â 10 17 /cm 3 . A (NH 4 ) 2 S surface passivation was performed before the formation of a 10-nm-thick Al 2 O 3 gate dielectric by atomic layer deposition. 8 The source and drain (S/D) areas were formed by ion implantation. The Pd gate and the Au/Ge/Au/Ni/Au S/D metal contacts were obtained by evaporation and lift-off. The devices received a forming gas (H 2 /N 2 ) anneal to improve the gate stack and the S/D contact performance. base voltage (V base ), generally set to a value close to the flatband voltage (V FB ), to a peak voltage (V peak ) is applied to the gate terminal. The total pumped charge density (N CP_SD ) is measured on the substrate terminal.
The geometrical and trapped charge components of N CP_SD are, respectively, expressed as the first and second terms of the equation 9, 10 N CP SD ¼ a:
where a is the fraction of N inv recombining in the substrate, C inv is the inversion capacitance, V T is the threshold voltage, Dt bt is the oxide thickness over which the border traps are probed, and DE is the energy interval swept by the Fermi level when V g increases from V base to V peak . It is noted that, here, D it refers to interface traps located at energy levels aligned with the In 0.53 Ga 0.47 As bandgap, while D bt refers to border traps located at energy levels aligned with the In 0.53 Ga 0.47 As conduction band.
The ICP method applied to devices featuring low D it and D bt , such as SiO 2 /Si MOSFETs, enables a direct extraction of N inv by simply maximizing the geometrical component, 11 through the use of long channel (L > 20 lm) devices in combination with fast (10 ns) pulse rise time (t r ) and fall time (t f ). 6 Under such conditions, a quantity aÁN inv is forced to recombine in the substrate and contribute to N CP_SD . A correction for the quantity (1 À a).N inv , representing the sum of the charge density lost by diffusion to the source (N S ) and to the drain (N D ), is applied through the measurements of N CP_S [ Fig. 1(b) ] and N CP_D [ Fig. 1(c) ]. Following the measurements of N CP_SD , N CP_S , and N CP_D , a corrected pumped charge density (N CP ) equal to N inv can be obtained using the relationship:
However, for the case of devices featuring relatively high D it and D bt , such as high-k/InGaAs MOSFETs, further attention needs to be dedicated to the selection of the ICP measurement parameters in order to not only maximize the geometrical component, but also minimize the trapped charge component.
In Section III C 1, we demonstrate that V base can be raised in order to maintain most of the interface traps, having energy levels located within the In 0.53 Ga 0.47 As bandgap to be constantly occupied and, therefore, not contributing to N CP . Similarly, in Section III C 2, we show that the duty cycle (D) of the pulse train applied to the gate terminal can be reduced to minimize the transient charging time (t charge ) of border traps, maintaining most border traps constantly unoccupied and, therefore, not contributing to N CP .
In our proposed MFICP approach, where ICP measurements are performed over a wide range of f at a fixed D, a modulation of the border trap response as a function of t charge ¼ D/f is observed. This enables the effective separation of the inversion charge from the trapped charge by fitting the experimental N CP vs t charge data using a charge trapping model 12 that we modified to account for N inv (Section III D).
III. RESULTS AND DISCUSSION
A. Interface trap density profile Fig. 3) .
B. Evidence of border trap response
Recent studies have indicated the presence of border traps in high-k/InGaAs MOS structures using C-V, [15] [16] [17] [18] [19] charge pumping 20 and high-frequency transconductance 21 measurements. Evidence of the presence of border traps can also be observed in an I d -V g characteristic, where it is manifest as a hysteresis loop. 22 A single triangular pulse I d -V g hysteresis, 23 performed at V ds ¼ 50 mV and t r ¼ t f ¼ 500 ns, is shown in C. Inversion-charge pumping and minimization of trapped charge component
Base voltage and interface trap response
We found that the ICP measurement configuration where V base % V FB , initially developed in Ref. 6 (Fig. 2) . Indeed, in this configuration, any interface trap with an energy level located within the semiconductor bandgap can contribute to N CP and lead to an overestimation of N inv . We, therefore, propose to raise V base in order to maintain most of the interface traps constantly occupied during the ICP measurement and minimize the D it ÁDE contribution to N CP . This is demonstrated in Fig. 4(a) with N CP measurements obtained for V base ranging from À0.9 V to À0.3 V and corrected for the charge density lost to the S/D using (3). As V base is gradually raised to À0.3 V, which corresponds to the region of the D it vs V g profile where the D it is the lowest (Fig. 2) , the N CP vs V peak curves shift downwards along the y-axis until a point where N CP starts rising at V peak close to V T . This indicates that the response of the majority of the interface traps located within the In 0.53 Ga 0.47 As bandgap is removed at V base ¼ À0.3 V.
A similar approach was used in Ref. 26 , where split C-V measurements were performed at a low T of 77 K in order to "freeze" the response of the interface traps located slightly below the In 0.53 Ga 0.47 As E C and extract a more accurate N inv . We performed split C-V measurements over a wide range of T going from 440 K to 35 K [ Fig. 4(b) ] in order to verify this concept and demonstrate that varying V base in an ICP measurement performed at T ¼ 292 K had a similar impact as varying T in a split C-V measurement. From Fig. 4(b) , where the N tot , which is defined here as Having demonstrated the advantage of raising V base , we also need to consider the issue associated with a higher V base . Indeed, as V base is raised towards V T , the fraction (1 À a) of N inv lost to the S/D increases and the correction applied to N CP using (3) becomes larger. This is explained by the fact that as V base increases, the barrier height of the space charge region increases, impeding the recombination of the inversion charge in the substrate and favouring its diffusion to the S/D, in agreement with Ref. 11. However, from examination of the inset of Fig. 4(a) , it is evident that even with V base ¼ À0.3 V, the fraction a of N inv , which is not lost to the S/D, is still 22% or greater. Consequently, it is possible to select V base to minimise the D it ÁDE contribution (of interface traps at energy levels located within the In 0.53 Ga 0.47 As bandgap) to N CP and still extract a correct N inv . However, it is important to note that the remaining D it ÁDE contribution to N CP sets the lower limit for accurate N inv extraction where D it ÁDE is not negligible anymore compared to N inv .
Going back to Fig. 4(a) and considering a theoretical C inv of 5.5 Â 10 À7 F/cm 2 , obtained for the Pd/Al 2 O 3 (10 nm)/ In 0.53 Ga 0.47 As gate stack in our previous work, 27 we can compare the measured N CP -V peak (V base ¼ À0.3 V) curve to a theoretical C inv .(V g -V T )/q curve. From this comparison, it is clear that the N CP -V peak curve "curls up" and significantly deviates from C inv .(V g -V T )/q as V peak increases. This "curling up" can be explained by the fact that the DE swept by the Fermi level going from V base to V peak increases with V peak . As a result, the D bt ÁDt bt ÁDE contribution to N CP also increases with V peak , leading to the "curling up" observed in the N CP -V peak curves. It is noted that this assumes an increasing D bt ÁDt bt with DE, in agreement with Refs. 4, 5, and 27.
Transient charging time and border trap response
To minimize the D bt ÁDt bt ÁDE contribution to N CP in our ICP measurements, we propose to reduce t charge by reducing D and keeping f ¼ 1 MHz. It is noted that this approach is based on the premise that, since border traps capture electrons from the inversion layer (Fig. 3) , the time to charge a border trap must be larger than that required to form the inversion layer. The impact of D (t charge ) on N CP is presented in Fig. 5 , where D (t charge ) is gradually reduced from 50% (500 ns) to 5% (50 ns). The "curling up," attributed to the D bt ÁDt bt ÁDE contribution, gradually reduces as D reduces. At D ¼ 5%, the N CP -V peak curve nearly matches the theoretical C inv .(V g -V T )/q curve and the "curling up" disappears, clearly indicating that the D bt ÁDt bt ÁDE contribution to N CP is minimized.
D. Multi-frequency inversion-charge pumping for trapped charge and inversion charge separation Fig. 6 shows MFICP measurements performed for f increasing from 10 kHz to 2 MHz with D ¼ 50%. It is noted that N CP is plotted against f on the top x-axis and against t charge on the bottom x-axis (as D ¼ 50%, t charge ¼ 0.5/f). N CP increases as f reduces and a clear N cp saturation is reached for f Շ 100 kHz (t charge տ 5 ls), indicating a full border trap response in that f range. In the high f region, however, no N CP saturation is observed. This suggests that some border traps still respond at f > 2 MHz. This result is in line with the work reported in Ref. 21 , where evidence of "fast" border traps responding to f > 1 GHz is demonstrated. Unfortunately, the GHz frequency range is not accessible with MFICP. Indeed, considering the model for the recombination of the electrons of the inversion layer with the holes of the p-type substrate too short to allow the full N inv recombination, leading to an underestimation of N inv . However, the use of a model to describe the variation of N CP with f (or t charge ) can be employed to predict N inv and extract border trap distribution parameters for each value of V peak
where s is the capture time constant, and b is the distribution factor of capture cross section (r). This model is similar to the one reported in Ref. 12 , but includes N inv and assumes negligible D it ÁDE contribution to N CP owing to an appropriate V base selection. The s, b, D bt ÁDt bt ÁDE, and N inv values obtained from the fitting without manual intervention of the multi-frequency N CP vs t charge data (Fig. 6 ) using (5) are summarized in Table I . Adjusted R 2 values ranging from 0.964 to 0.997 were obtained, indicating a good fit of the model to the experimental data. As V peak increases from 0 V to 2 V, a decrease in s from 1.7 ls to 1.0 ls is observed, consistent with an electron distribution located closer to the Al 2 O 3 /In 0.53 Ga 0.47 As interface at higher 
where N is the volume inversion density and v th is the electron thermal velocity. For this demonstration, r is calculated for V peak ¼ 2 V, corresponding to the case where the device is in strong accumulation. Using a self-consistent PoissonSchr€ odinger solver, we calculated an inversion layer thickness (t inv ) of 14 nm for N inv ¼ 5.7 Â 10 12 /cm 2 (Table I) (Table I) , we obtain r $ 5 Â 10 À21 cm 2 . This r is more than four orders of magnitude smaller than the values typically reported for interface traps in the high-k/InGaAs system. 15, 20, 31 This observation is in line with Ref. 32 , which brings further evidence of a charge trapping process involving tunnelling into border traps. A distance (x) for the spatial location of the border traps relative to the In 0.53 Ga 0.47 As interface can be estimated using the relationship 33 x ¼ k lnðt=sÞ; (7) where k is the attenuation coefficient and t is the tunnelling time. Assuming a k value within the typical range of 9.8 Â 10
À9
-1.25 Â 10 À8 cm reported for the Al 2 O 3 / In 0.53 Ga 0.47 As interface [16] [17] [18] 21, 30 and considering that N CP saturation is reached at t $ 5 ls (Fig. 6) , we obtain a distance x of about 1.6-2.1 Å from the interface. This range of values is in agreement with other studies of border traps in the high-k/InGaAs system. 18, 21, 34 It is noted that the discussion of the D bt ÁDt bt ÁDE data relies on the energy vs gate bias and trap density vs energy profiles obtained from a previous C-V study that we performed on the same set of devices as that used in this study. 27 Moreover, since Dt bt cannot be obtained from our ICP-based approach, a value of $ 2 Å is assumed from Ref. 21 . This assumption is in agreement with the extracted b value of 1.0 (Table I) suggesting a discrete r. Therefore, considering from our previous work 27 that an energy range of $0.8 eV is swept when V g goes from V base ¼ À0. (Table I) (Table I ).
This excellent agreement shows further evidence of the validity of our proposed MFICP technique for trapped charge and inversion charge separation. Moreover, the negligible N inv value at V peak ¼ 0 V is consistent with a V T of 0.3 V (Fig. 3) . As V peak increases from 0.5 V to 2 V, N inv increases from 7.0 Â 10 11 to 5.7 Â 10 12 /cm 2 . These N inv values are slightly lower than those obtained using ICP with f ¼ 1 MHz and D ¼ 5% (Fig. 5) , confirming the presence of "fast" border traps responding in less than 50 ns, in line with Ref. 21 
E. Effective mobility extraction and analysis
The effective separation of the inversion charge and the trapped charge allows for a more accurate determination of l eff. This is shown in Fig. 7(a) , where the l eff values, extracted from the ICP (Fig. 5) and MFICP (Fig. 6 ) methods both combined with a pulsed I d -V g measurement [ Fig. 3  (inset) ], are compared. The ICP data indicate that, as D reduces from 50% to 5%, the peak l eff increases in 26, 35, 37, and 38 . This is also confirmed by the lack of temperature dependence in the N inv > 5 Â 10 12 /cm 2 region of the l eff curve [ Fig.  7(b) ], extracted from split C-V (f ¼ 1 MHz) and DC I d -V g measurements performed over a range of T going from 292 K to 35 K (not shown). However, while an increase in l eff is observed for N inv < 5 Â 10 12 /cm 2 as T reduces, consistent with Ref. 26 , it is very clear that some of the trapped charge cannot be "frozen out" with low T, which confirms the presence of a temperature-independent charge trapping process involving tunnelling into border traps. Consequently, the peak l eff extracted from low-T split C-V remains lower than that extracted with the ICP (D ¼ 5%) and MFICP methods. This brings further evidence of the relevance of our proposed MFICP approach and highlights the limitation of the split C-V technique for accurate l eff vs N inv extraction in high-k/InGaAs MOSFETs featuring relatively large D bt .
IV. CONCLUSIONS
We successfully demonstrated the separation of the inversion charge and the trapped charge in high-k/InGaAs MOSFETs using our proposed MFICP technique. This approach offers the advantage of only requiring measurements performed at room temperature on a single long-channel MOSFET. The obtained values for the border trap capture time constant, capture cross section, spatial location, and density were all in line with the most recent literature values, confirming the validity of the technique. Finally, the comparison of the l eff vs N inv extracted from the MFICP and split C-V techniques highlighted the limitation of the split C-V approach for high-k/InGaAs MOSFETs featuring relatively large D bt .
